

ANRITSU

MP1763C

The Anritsu MP1763C is a high-performance 12.5 GHz Pulse Pattern Generator designed for Bit Error Rate (BER) testing up to 12.5 Gb/s. Used in combination with the MP1764C or MP1764D Error Detectors, it provides a comprehensive BERT solution for evaluating high-speed optical transmission systems (STM-64/STS-192, 10 GbE, OUT-2), 4.25G Fibre Channel, and high-speed integrated circuits. Key features include a low FM/PM noise clock generator, a variable delay function for precise clock-to-data phase adjustments, complementary data and clock outputs, and a massive 8 Mbit programmable pattern memory.

SPECIFICATIONS

General

Interfaces	GPIB (IEEE-488.2)
------------	-------------------

Frequency and Clock Specifications

Operating Frequency Range	50 MHz to 12.5 GHz
External Clock Input Frequency Range	50 MHz to 12.5 GHz
External Clock Input Impedance	50 Ω

Pattern Generation & Logic Features

Programmable Pattern Memory Size	8 Mbit (8,388,608 bits)
----------------------------------	-------------------------

Data Output Characteristics

Number of Data Output Channels	1 (complementary/differential outputs: DATA, /DATA)
Data Output Format Type	Complementary (Single-ended or Differential)
Data Output Amplitude Range	0.25 to 2.0 Vp-p
Data Output Offset Range	-2.0 to +2.0 V
Data Rise Time (20% to 80%)	≤ 30 ps
Data Fall Time (20% to 80%)	≤ 30 ps
Output Impedance	50 Ω

Data Output

Data Output Crosspoint Resolution	1%
Data Output Amplitude Resolution	10 mV
Data Output Offset Resolution	10 mV

Clock Output

Clock Output Delay Resolution	1 ps
Clock Output Amplitude Resolution	10 mV
Clock Output Offset Resolution	10 mV

TECHNOLOGY

Pulse Pattern Generation

APPLICATIONS

Bit Error Rate (BER) Testing, High-Speed Optical Transmission System Evaluation, IC Characterization

Generated by SpecAtlasHub (specatlashub.com). Specifications are compiled from available sources and are subject to change — verify critical values against the manufacturer before purchase.